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Abstract—Polylithic integration of electrical and optical inter-
connect technologies is presented as a solution for merging silicon
CMOS and compound semiconductor optoelectronics. In contrast
to monolithic and hybrid integration technologies, polylithic inte-
gration allows for the elimination of optoelectronic and integrated
optic device-related processing from silicon CMOS manufac-
turing. Printed wiring board-level and compound semiconductor
chip-level waveguides terminated with volume grating couplers fa-
cilitate bidirectional optical communication, where fiber-to-board
and board-to-chip optical coupling occurs through a two-grating
(or grating-to-grating) coupling path. A 27% increase in the elec-
trical signal I/O projected by and 33% increase in the number of
substrate-level electrical signal interconnect layers implied by the
International Technology Roadmap for Semiconductors (ITRS)
projections for the 32-nm technology generation are required to
facilitate 10 Tb/s aggregate bidirectional fiber-to-the-chip commu-
nication. Buried air-gap channels provide for the routing of chip
or board-level encapsulated air-clad waveguides for minimum
crosstalk and maximum interconnect density. Optical signals
routed on-board communicate with on-chip volume grating cou-
plers embedded as part of a wafer-level batch package technology
exhibiting compatible electrical and optical input/output intercon-
nects. Measurements of grating-to-grating coupling reveal 31%
coupling efficiency between two slab, nonoptimized, nonfocusing
volume grating couplers.
Index Terms—High-speed interconnects, integrated optics, op-
tical, optical interconnects, optoelectronic packaging, system level.
I. INTRODUCTION
FOLLOWING the seminal paper by Goodman [1] sug-gesting the use of photons for clock distribution within
silicon microelectronics, research over the past two decades
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investigating methods of integrating optical interconnect tech-
nologies can be categorized as either monolithic or hybrid in
nature. Monolithic integration involves the hetero-epitaxial de-
position of III–V compound semiconductors on silicon CMOS
whereby optoelectronic sources and detectors are formed in
lockstep with field effect transistors and electrical intercon-
nection. In this manner, a silicon chip incorporating both
light-emitting and light-detecting devices is constructed from
a single fabrication process. Monolithic integration of GaAs
on silicon can involve the use of a series of graded Ge Si
layers to act as an aggregate interposer layer with a lattice
constant intermediate to both III–V and silicon materials to
lessen the impact of lattice mismatch by taking advantage of the
0.07% difference in lattice constants between Ge and GaAs [2].
Monolithic integration using silicon-based materials represents
the longest term solution, as it would avoid the compatibility
pitfalls of compound semiconductors. Silicon by itself is a
poor light emitter due to its indirect bandgap, which results
in the domination of light-emitting carrier recombination by
nonradiative recombination routes. Erbium-doped silicon LEDs
coupled with poly-Si/SiO waveguides and SiGe detectors have
been demonstrated, where photonic emission from Si:Er LEDs
at 1540 nm is achieved due to electronic transitions within
the Er ion [3]. Modulation of optical signals involving a
silicon optical modulator based on metal–oxide–semiconductor
technology has also been demonstrated with a modulation
bandwidth greater than 1 GHz [4].
Hybrid integration involves the attachment of III–V mate-
rials or devices produced using a separate fabrication process,
thereby allowing for the manufacture of silicon CMOS die in
a conventional manner up to and including back-end-of-line
metallization. Three approaches for achieving hybrid integra-
tion include wafer bonding, flip-chip attachment, and epitaxial
liftoff. Fully-processed GaAs substrates have been bonded to
silicon-on-insulator wafers prior to CMOS transistor formation,
for example [5], while polyimide bonding of GaAs wafers with
unprocessed epitaxial layers to fully-processed silicon CMOS
substrates is also possible [6]. Examples of high-yield flip-chip
attachment of quantum well modulator [7] and vertical cavity
surface-emitting laser (VCSEL) [8] arrays to fully-processed
silicon CMOS wafers have been demonstrated, where devices
are isolated after flip-chip attachment by removing the substrate
through a wet chemical etch. Protection of the front-side of de-
vices during substrate removal is achieved by wicking an epoxy
1521-3323/$20.00 © 2005 IEEE
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Fig. 1. Gigascale fiber-to-the-chip data communication using polylithic integration.
underfill between GaAs and silicon wafers following attach-
ment, which may be removed after substrate removal with an
oxygen plasma. Epitaxial lift-off proceeds in a manner similar
to flip-chip bonding with the exception that the substrate upon
which III–V device growth occurs is removed prior to host sub-
strate attachment [9]. A thin transparent polyimide diaphragm
enables alignment and selective transfer of single or multiple
devices to the host substrate. The transfer of GaAs LEDs and
inverted metal–semiconductor–metal (I-MSM) photodetectors
onto silicon has been achieved using epitaxial lift-off [10]–[12].
Monolithic integration of compound semiconductor mate-
rials with silicon CMOS or the construction of silicon-based
light emitters represent long-term solutions due to the need
for revolutionary modification of the CMOS manufacturing
process. Hybrid integration reduces additional processing asso-
ciated with optical interconnect components to that associated
with chip packaging, thereby resulting in evolutionary changes
to CMOS manufacturing. In both cases, the inclusion of silicon
chip-level light sources is implied, requiring a significant
investment in the process technologies required to augment ex-
isting, optimized silicon CMOS manufacturing methodologies.
In this paper, the concept of polylithic integration of elec-
trical and optical interconnect technologies is presented as an
alternative solution to monolithic and hybrid integration. An
overview of polylithic integration for fiber-to-the-chip com-
munication is discussed, where differences between low-cost
fiber-optic fiber-to-the-chip transceiver technologies and gi-
gascale fiber-to-the-chip communication are highlighted. The
cost in implementing a 1–10 Tb/s communication system in
terms of additional electrical signal I/O and substrate-level
electrical signal interconnect layers is calculated based on
projections provided by the International Technology Roadmap
for Semiconductors (ITRS). Following this overview, a
wafer-level batch packaging technology exhibiting encapsu-
lated, chip-length, air-clad and index-defined waveguides in
conjunction with volume grating coupler-based optical I/O is
described. Board-to-chip coupling of optical signals is demon-
strated through the measurement of grating-to-grating coupling
efficiency between two nonoptimized, nonfocusing volume
diffraction grating couplers.
II. POLYLITHIC INTEGRATION: OVERVIEW
In contrast to monolithic and hybrid integration technolo-
gies, polylithic integration of electrical and optical interconnect
technologies for fiber-to-the-chip communication eliminates
completely the need for modifying the silicon CMOS manu-
facturing process. Polylithic fiber-to-the-chip communication
involves ultrahigh bandwidth electrical communication be-
tween separate silicon and compound semiconductor die
mounted atop a common interconnection substrate, as depicted
in Fig. 1. Each substrate is packaged using a wafer-level batch
packaging technology (such as that in [13], for example), where
the package associated with compound semiconductor die has
been augmented to incorporate waveguide and grating-based
optical I/O interconnects. The packaging of each die with a
common wafer-level batch packaging technology and sub-
sequent near-neighbor flip-chip bonding allows for ultrahigh
bandwidth electrical chip-to-chip communication by taking ad-
vantage of ultra-low lead parasitics [13] and short chip-to-chip
electrical interconnect distances. Fiber-to-the-chip communi-
cation begins with optical data originating from a fiber ribbon
source being fed into a fiber-to-substrate connector, where each
fiber is aligned to optical waveguides terminated by volume
grating couplers. Connector-level volume grating couplers
communicate in a surface-normal fashion with substrate-level
volume grating couplers to pass optical data streams to and
from the fiber ribbon. The fiber-to-substrate connector is
completely passive in nature, thereby reducing connector fab-
rication costs. Substrate-level volume grating couplers couple
light to and from substrate-level waveguides that direct optical
data streams between the fiber-to-substrate connector and III–V
compound semiconductor die. Optical data passes to and from
the III–V die in a manner similar to that between connector
and substrate, where substrate-level volume grating couplers
communicate with volume grating couplers embedded within
the III–V wafer-level package. Optical data streams received
by package-level volume grating couplers are routed through
package-level waveguides to optoelectronic detectors for op-
tical-to-electrical conversion. Following conversion, the data is
multiplexed between the required number of package pins and
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TABLE I
SUMMARY OF FIBER-TO-THE-CHIP TRANSCEIVER TECHNOLOGIES
are sent to a silicon CMOS processor through substrate-level
electrical interconnections.
The first steps toward creating ultrahigh bandwidth communi-
cation between high-performance CMOS microelectronics and
optical fibers have already been taken in several optical trans-
ceiver technologies developed for fiber-optic communications.
Several transceiver technologies achieving fiber-to-the-chip
communication between optical fiber ribbons and III–V trans-
mitter and receiver arrays are summarized in Table I. The
majority of those technologies listed in Table I incorporate an
intermediate optical waveguide path between external fiber
and internal active devices. Optical signal coupling between
active devices and optical fibers is implemented through the
use of either butt-coupling or reflection mirrors. Power dissipa-
tion is limited to 8 W, and is managed through thermal via
connections and heat sinks and spreaders. Finally, electrical
I/O interconnections are facilitated through wire bonding,
quad flat pack, and/or ball grid array packages. For example,
a ten-channel fiber optic transceiver module known as the
Parallel Optical Link Organization (POLO) module is depicted
in Fig. 2 [18]–[20]. In the POLO-1 and POLO-2 modules,
waveguides formed from DuPont’s polyguide photopolymer
connect 62.5/125 m optical fibers to III–V VCSEL/PIN
arrays, where 45 out-of-plane mirrors direct light to and
from III–V components at terminal ends of the waveguides.
Alignment of waveguide regions to optoelectronic die is aided
by photolithographically defined alignment marks. Waveguide
widths are tapered from 80 m (at the VCSEL end) to
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Fig. 2. Components of the POLO-2 module [19].
47 m (at the fiber end). As demonstrated in Fig. 2, the
waveguide pitch is also tapered to address the pitch mismatch
between optical fibers and optoelectronic devices. For the
POLO-2 module, alignment tolerances for source-to-wave-
guide and detector-to-waveguide alignment are 10–20 m and
50 m, respectively. Optical fibers interface with waveguides
through an MT ferrule in the POLO-1 module and an MPX
push–pull connector in the POLO-2 module. The MT ferrule
of POLO-1 snaps into a molded plastic housing attached to the
printed wiring board upon which the interconnection substrate
also resides. Source and detector arrays within the POLO-1
module are flip-chip bonded to a ceramic quad flat-pack (QFP)
lead frame multichip module (MCM) interconnection substrate,
where each die is wire-bonded for connection with driver and
receiver integrated circuits. The interconnection substrate of the
POLO-2 module incorporates a ball grid array (BGA) package
for attachment to the substrate. Thermal management of the
POLO-1 module is achieved using a heat sink attached to the
interconnection substrate. The ten-channel POLO-1 module
achieves 622 Mb/s/ch, while the second generation POLO-2
module achieves 1 Gb/s/ch.
An extension of the low-cost packaging technologies associ-
ated with fiber-optic transceivers would be required to enable
Tb/s fiber-to-the-chip communication between a gigascale mi-
croprocessor and compound semiconductor die packaged with
an optical I/O-enabled wafer-level packaging technology. Such
extensions would pertain to electrical I/O density and perfor-
mance at high frequencies, package heat removal capacity to
allow operation at higher temperatures, and the reduction of op-
tical I/O fabrication and packaging complexity, for example.
Key attributes of the technology depicted in Fig. 1 which re-
quire enhancement of transceiver-based fiber-to-the-chip tech-
Fig. 3. Top-down view of two escape vias on interconnection substrate
(circles) of radius r enclosing four escape traces of width W and
edge-to-edge spacing d .
nologies and address the constraints imposed by high-perfor-
mance microprocessor operation are as follows:
1) the integration of gigascale CMOS and III–V die on the
same interconnection substrate;
2) the use of an ultrahigh density of electrical I/O wafer-level
packaging technology for flip-chip attachment of CMOS
and III–V die to the interconnection substrate;
3) the coupling of optical input/output signals to and from
the interconnection substrate before coupling to III–V de-
vices;
4) the use of volume grating couplers for fiber-to-substrate
and substrate-to-package coupling.
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Fig. 4. Interconnection substrate with two columns of signal pads routed on a single layer.
The use of an optical I/O-compatible wafer-level packaging
technology allows for a reduction in costs associated with
optoelectronic device manufacture through the ability to fab-
ricate electrical and optical I/O interconnect concurrently and
the ability to perform wafer-level back-end-of-line testing.
Coupling optical signals from external fiber first to the sub-
strate rather than directly to the III–V die allows for both
backside-of-die and through-substrate thermal management
techniques to be employed in managing excessive power
densities in high-performance optoelectronic transmitter and
receiver arrays operating at ultrahigh bit rates. To facilitate op-
tical I/O, volume grating couplers are incorporated that provide
preferential-order, high-efficiency optical coupling to and from
guided-wave regions. Volume diffraction grating couplers offer
process compatibility with wafer-level packaging and provide
efficient grating-to-grating optical coupling in traversing the
board-to-chip propagation path.
Packaging costs associated with gigascale fiber-to-the-chip
communication can be expressed in terms of the increase in
chip-level electrical I/O and substrate-level interconnect layers
associated with a specific chip-to-chip communication band-
width. The revised number of chip-level signal I/O
and substrate-level electrical interconnect wiring layers
are defined as the number of microprocessor signal I/O and sub-
strate interconnect layers required for fiber-to-the-chip commu-
nication in conjunction with the electrical bandwidth require-
ments projected by the ITRS for a particular technology gen-
eration. Assuming is the aggregate, bidirectional com-
munication bandwidth, optical fibers each operating
at a bit rate are connected to an interconnection substrate
(Fig. 1) where . Communication be-
tween each optical fiber and III–V transmitter or receiver is fa-
cilitated by optical waveguides terminated by volume diffrac-
tion grating couplers (Fig. 1). Upon reaching a detector, for
example, the optical data stream would be converted to elec-
trons and demultiplexed into several electrical channels on each
compound semiconductor die to reflect any differences between
and the substrate-level chip-to-chip electrical interconnect
bit rate, . The revised number of microprocessor signal
I/O can therefore be calculated from
, where is the ITRS-pro-
jected signal I/O count per generation.
The required number of electrical interconnect layers de-
pends on the allowed lateral interconnect density between
electrical escape vias [25], [26]. Fig. 3 illustrates electrical
interconnect escape traces routed between escape vias on an
interconnection substrate, while Fig. 4 illustrates a single layer
of a two-layer interconnection substrate. In Fig. 3, is the
escape via radius, is the edge-to-edge spacing between
escape traces, and is the trace width. Via pitch is equal
to the I/O pad pitch, , which is given by
(1)
The trace width required to operate an electrical interconnect
trace at a specific bit rate is given by
(2)
where is the trace length and 6.152 10 Gb/s
[26]. This value for assumes the presence of power/ground
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TABLE II
ELECTRICAL I/O, INTERCONNECT LAYER REQUIREMENTS FOR 1–10 Tb/s
GIGASCALE FIBER-TO-THE-CHIP (GF2C) COMMUNICATION
planes surrounding each signal plane to which all power/ground
pins are connected. The number of escape traces that can be
routed between adjacent vias, , and the resulting number





An estimate of the minimum number of electrical intercon-
nect layers required for a particular technology generation both
with and without gigascale fiber-to-the-chip I/O communica-
tion is found by setting the trace width equal to the maximum
of 1) that predicted by (3) and 2) the minimum linewidth pro-
jected by the ITRS. For all calculations, it is assumed that
, 30 m. It should be noted that con-
straints imposed by IR drop and simultaneous switching noise
are assumed to dictate the required number of power and ground
I/O, and as such, power and ground I/O are not included in
the calculations for . In a similar fashion, the number of
layers represents signal layers only, and does not include
power and ground planes. For example, the 2003 ITRS projects
a chip area of 310 mm and chip-to-board speed of 20.5 GHz for
the 32-nm technology generation [27]. Assuming a trace length
is the maximum length over which electrical
communication occurs between neighboring optoelectronic and
silicon CMOS die, the minimum trace width supporting a bit
rate 20.5 Gb/s is found from (2) to be 30 m.
Fig. 5. Cross section of wafer-level batch package incorporating compatible
electrical and optical I/O. Labeled are (a) chip-level detector, (b) volume grating
coupler, (c) back-end-of-line metallization, (d) passivation, (e) waveguide core,
and (f) reflection mirror.
Fig. 6. Reflection mirror exhibiting near-45 mirror facets fabricated using
plasma etching.
This value surpasses the minimum-resolvable trace width pro-
jected by the ITRS of 18 m for the 32-nm generation
and, therefore, defines the value of in calculating .
Table II lists the aggregate communication bandwidth,
, revised total microprocessor I/O count, , per-
cent-increase in I/O required for gigascale fiber-to-the-chip
communication, the revised number of electrical interconnect
traces and substrate-level interconnect layers ,
and the percent-increase in substrate-level interconnect layers
required for fiber-to-the-chip communication. Using (3) and
(4), the number of allowed traces and substrate inter-
connect layers implied by ITRS projections for 32-nm
technology are 5 and 3, for example.
As seen in Table II, the percent-increase in microprocessor
electrical I/O required to additionally incorporate an aggregate
fiber-to-the-chip communication bandwidth 10 Tb/s
for this technology generation is 27% over ITRS-projected
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Fig. 7. Fabrication sequence for optical waveguides in embedded air-cladding regions.
values. The percent-increase in the number of substrate-level
electrical interconnect layers for this case is 33%, or one signal
layer in addition to the number of layers implied by ITRS
projections.
III. POLYLITHIC INTEGRATION: OPTICAL I/O-ENABLED
WAFER-LEVEL BATCH PACKAGE
The success of polylithic integration relies upon the ability
to provide optical communication with semiconductor die in a
compact, packagable manner commensurate with high-volume
manufacturing. To meet this challenge, polylithic integration in-
volves the use of an optical I/O-enabled wafer-level batch pack-
aging technology to package optoelectronic die. A side-view of
a wafer-level batch package integrating both electrical and op-
tical input/output interconnection is depicted in Fig. 5. Com-
pact packaging of the electrical/optical system is realized in a
manner such that backside-of-die heat sink technologies can be
simultaneously incorporated to combat high chip-level power
dissipation. In addition, placing optical waveguides within the
package eliminates via blockage issues with respect to wave-
guide routing, leaving blockage introduced by electrical I/O as
the dominant routing constraint. Optical power is coupled into
the wafer-level package from an off-chip source through prefer-
ential-order board and chip-level volume grating couplers. The
integration of volume grating couplers within the package fol-
lowing back end-of-line metallization allows for the mitigation
of alignment concerns with respect to board-to-package and
package-to-chip coupling, as board-to-package input couplers
can be sized to cover the range of expected deviations in input
beam location.
The option of sizing chip-level receiving grating couplers
rather than chip-level detectors represents a key advantage over
coupling optical power directly from board-level gratings to
chip-level detectors. Assuming the coupling configuration de-
picted in Fig. 5, chip-level detector dimensions can be reduced
to those of the reflection mirror terminating each channel. For a
mirror with a 45 slant, the longitudinal component of detector
area (i.e., along the direction of light propagation) is on the order
of the waveguide thickness. An example of a reflection mirror
fabricated from a 6- m-thick photopolymer film using plasma
etching is depicted in Fig. 6, suggesting that a detector area of
6 m is possible, where is the waveguide width. The
fact that waveguide-to-detector coupling mirrors can be made
to reside directly above chip-level detectors relegates all align-
ment concerns to the grating-to-grating coupling interface. As-
suming single-mode waveguides, would be on the order of
1–2 m, translating, therefore, into a total required de-
tector area of 6–12 m .
The routing of board and chip-level waveguides terminated
with volume grating couplers and/or reflection mirrors can
be performed with maximum flexibility by embedding each
within an encapsulated air-gap region. An air-gap cladding
surrounding each waveguides allows for a maximization in re-
fractive index contrast, between core and cladding regions,
which in turn permits smaller bending radii, higher waveguide
densities, and the incorporation of simplified tapered reflection
mirrors for chip-level waveguide-to-detector coupling. Air-gap
technology in wafer-level packaging has been previously de-
veloped for enhanced vertical compliance in electrical I/O [28].
The application of the sacrificial material technology presented
here represents the first such application to optical waveguide
routing, where air cavities span lengths on the order of a die
edge and can be defined using low temperature 160 C
processing. For this application, photo-definable polycarbon-
ates which decompose at a lower temperature than the thermal
decomposition temperature of the waveguide polymer are used.
Photo-definition of sacrificial material dramatically simplifies
the processing and definition of sacrificial regions, thereby
reducing cost and increasing yield.
Fig. 7 illustrates the fabrication sequence associated with the
formation of embedded air-clad optical waveguides as part of
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Fig. 8. SEM cross-sectional view of 1/5/25-m-thick/width/pitch optical
waveguides within an encapsulated air cavity. The encapsulated air-cladding
region is  15-m thick.
Fig. 9. Robust linear least square fit of loss measurement data for passivated
Avatrel waveguide channel. An exposure time of 50 ms was used to record the
image. The slope of the fit corresponds to a loss of  =  4.38 dB/cm. The
plot of residual error reveals that the variance is constant along the chosen fit
range.
a wafer-level batch packaging technology. Optical waveguides
are defined using Avatrel 2190P as the waveguide core material
(steps 1 and 2, Fig. 7). Unity 200P, formulated at MiRC, Georgia
Tech, using a polycarbonate and photoactive additive dissolved
in a suitable solvent, is used as the sacrificial material. Cured
films of Avatrel 2190P are soluble in the solvent of the sacrifi-
cial material, thereby requiring the deposition of a thin passiva-
tion layer (1200 ) of plasma-enhanced chemical vapor depo-
sition (PECVD) SiO grown at 150 C prior to sacrificial mate-
rial deposition (step 3, Fig. 7). After waveguide passivation, I/O
pads are defined by depositing 1000/10 000 of Ti/Au using
a Unifilm dc sputterer (step 4, Fig. 7). Following pad defini-
tion, Unity 200P is spin-coated onto the sample (step 5, Fig. 7),
after which the wafer is soft-baked on a hotplate at 110 C for a
short time. A deep UV exposure at 240 nm is performed
using a Karl Suss MJB 3 mask aligner in conjunction with a
Fig. 10. View of out-coupled power looking longitudinally into end of excited
index-defined waveguide under (a) low-power excitation and (b) high-power
excitation.
positive photomask to define desired air-gap channel regions.
Following exposure, the film is baked briefly at 110 C to de-
compose exposed areas (step 6, Fig. 7). The sample is subjected
to a short (5 s) agitated development using isopropanol and dried
with an N gun. A plasma descum using the same process con-
ditions as those used for the I/O photoresist patterning step is
performed for 30–60 s to remove residual sacrificial material. To
encapsulate the air-gap regions (step 7, Fig. 7), Avatrel 2190P is
spin-coated to produce a 23- m–thick film. The sample is then
soft-baked at 80 C, given a 1 J/cm dose of 365-nm UV ra-
diation using an EVG mask aligner, and baked at 110 C in a
vacuum wire-rack oven. Decomposition of air-gap regions be-
gins during the latter bake step, and is completed with a ramped
cure performed in a nitrogen-purged oven, where the oven is
ramped from 25 C to 120 C at 10 C/min, held for 12 min at
120 C, then ramped from 120 C to 150 C at 1 C/min, held
for 30 min, and finally cooled to room temperature at 5 C/min
(step 8, Fig. 7).
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Fig. 11. Fabrication sequence for optical layer of wafer-level batch package with index-defined waveguides and volume grating coupler-based optical I/O.
An example of the successful creation of encapsulated
air-clad waveguide channels is depicted in the cross-sectional
SEM micrograph of Fig. 8. Propagation loss measurements
performed on un-passivated and passivated air-clad 5/25- m
width/pitch Avatrel waveguides using the image capture
method indicate loss coefficients (3.4-6.8) dB/cm
and (2.3–6.6) dB/cm, respectively, revealing no impact on
propagation losses due to the presence of the passivation layer.
Fig. 9 illustrates the results of a robust bisquare linear least
squares fit to a set of measurement data collected from a passi-
vated waveguide channel, where the lack of any trend exhibited
by the residual error indicates the goodness of fit.
Experimental realization of the wafer-level batch package
with optical I/O depicted in Fig. 5 requires the fabrication of
optical interconnects with low-loss waveguides and high-per-
formance gratings as part of the packaging process. Volume
grating couplers are diffractive optical structures capable of
high-efficiency coupling (e.g., 95% output coupling efficiency
[29]) and low-cost, interferometric fabrication. The availability
of photopolymer materials suitable for constructing such
high-performance couplers, however, is limited. In the case
where optical interconnects composed of waveguide channels
terminated by volume grating couplers are desired, additional
constraints are imposed on the choice of interconnect material
by the need for low propagation loss. For example, although
the photopolymer Omnidex HRF 600 from Dupont is ca-
pable of submicron resolution, low shrinkage, low moisture
absorption, and high index modulation for high-performance
grating formation, the need for plasma-definition of waveguide
channels prohibits the formation of sub-1 dB/cm propaga-
tion-loss channel waveguides. Avatrel 2190P from Promerus,
LLC, is a spinnable, negative-tone photopolymer capable of
producing low-loss, raised-strip waveguide channels. Both
polymer materials cure at 150 C, and cured Omnidex films
exhibit negligible solvent-related degradation when encap-
sulated in mesitylene-based Avatrel. Given the small
9 10 between Avatrel and Omnidex materials, the
Fig. 12. Patterned grating channels encapsulated in Avatrel situated between
linked Ti/Au I/O pads.
construction of an Avatrel/Omnidex waveguide/grating inter-
connect with negligible reflection loss at the material interface
is possible. The creation of such an interconnect requires a de-
gree of adhesion at the material interface sufficient to withstand
the wet development step required for raised-strip, air-clad
waveguide channels. The adhesion between blanket films of
each material in the presence of a wet-development step and
absence of additional preparatory processing, however, results
in the delamination of Avatrel from Omnidex photopolymer.
Two solutions to the adhesion issue involve 1) skipping the
wet development step and relying on the index contrast created
through a positive-tone photo-definition of Avatrel channels for
light confinement leading into grating regions, and 2) passi-
vating Omnidex regions first with a thin layer of SiO prior to
wet-development during the creation of raised-strip channels.
The degree of adhesion between waveguide and grating regions
in either case is confirmed by measuring the scattered/diffracted
intensity profile at the material interface of both index-defined
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Fig. 13. Scattered/diffracted intensity profile for two-material grating-in-the-waveguide optical interconnect at the waveguide/grating interface. The waveguide
region is represented by an index-defined waveguide composed of Avatrel, and the grating region is represented by Omnidex photopolymer.
waveguides (former solution) and air-clad, raised-strip waveg-
uides with glass passivation (latter solution) and noting the
lack of reflected power. Figs. 10–13 depict the formation of
an optical interconnect layer with index-defined waveguides
and volume grating coupler-based optical I/O. In Fig. 10, the
end-view of an index-defined waveguide is shown under 1) low
and 2) high-power excitation conditions, illustrating the degree
of lateral power confinement resulting from the created
using a 1 J/cm photo-exposure. Ellipsometer measurements of
blanket Avatrel films indicate 4.5 10 between core
and cladding regions for this exposure dose. The fabrication
sequence associated with the incorporation of the optical layer
as part of a wafer-level batch package is depicted in Fig. 11.
Following volume grating coupler design, fabrication, and test
atop a fused-silica substrate (step 1, Fig. 11) [29], the (initially
10-mm-wide slab) volume grating coupler is patterned into
isolated channels using Au hard mask and O -based reactive
ion etch processing. Following channel definition and hard
mask removal, the sample is soaked briefly in a buffer oxide
etch solution to undercut and remove Omnidex residual pho-
topolymer (step 2, Fig. 11). Titanium/Gold I/O pads are defined
using the same process described above for air-clad encapsu-
lated waveguides (step 3, Fig. 11). In contrast to the process of
Fig. 7, an additional step associated with the process of Fig. 11
is the removal of the SiO passivation layer used to protect
diffraction grating channels during I/O pad formation prior to
Avatrel encapsulation (step 4, Fig. 11). Once Avatrel has been
spin-coated atop patterned Omnidex channels, a 1 J/cm posi-
tive photodefinition of waveguide channels leading into grating
regions is performed prior to film cure (step 5, Fig. 11). Fig. 12
illustrates a top-view micrograph of patterned volume grating
channels situated between alternating rows of linked Ti/Au I/O
pads, where the channels and I/O pads are both encapsulated in
Avatrel, while Fig. 13 provides an image capture of the scat-
tered and diffracted light associated with a waveguide/grating
interface of Fig. 12. The interface between Avatrel and Om-
nidex regions exhibits no signs of scattering, and grating
functionality is reflected in the intensity profile corresponding
to the grating region. Image capture-based loss measurements
confirm propagation losses of {5.4–8.8} dB/cm for
index-defined channels fabricated in this manner. In addition
to index-defined channels, air-clad, raised-strip waveguide
channels can be fabricated using the same process as Fig. 11,
where the SiO passivation layer is left in place prior to Avatrel
deposition, and a negative-tone photo-exposure coupled with a
wet-development step define waveguide channels. Fig. 14 de-
picts a micrograph of an optically-excited air-clad, raised-strip,
two-material grating-in-the-waveguide interconnect in con-
junction with an image capture of the scattered and diffracted
intensities of the waveguide and grating region, respectively. As
with Fig. 13, no reflection is evident at the waveguide/grating
interface. Propagation loss metrics of {0.5–3.1\}
dB/cmhave been recorded for waveguides leading into grating
channels located on a single substrate.
The quasi-free space optical coupling between separate
board and chip-level volume grating couplers depicted in
Fig. 5 (and implied in Fig. 1) facilitates communication be-
tween off-chip optical fibers and on-chip sources and de-
tectors. The grating-to-grating coupling efficiency for either
source-to-board or board-to-chip optical coupling is defined as
the input coupling efficiency of a volume grating coupler when
excited by the diffracted intensity of a second volume grating
coupler. Measurement of the coupling efficiency between two
nonfocusing, nonoptimized, surface-normal grating couplers
has been performed by attaching a volume grating coupler
atop a transparent fused-silica substrate to a rotation stage
and suspending the substrate above a second, optically-excited
grating coupler. The optical power diffracted by the opti-
cally-excited grating is monitored as it is transmitted through
the top substrate as a function of relative angle of rotation.
Fig. 15 illustrates the transmitted intensity recorded through
the top substrate grating coupler as a function of relative an-
gular position, where the top substrate grating is encapsulated
in a slab film of Avatrel. A peak grating-to-grating coupling
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Fig. 14. Raised-strip, air-clad, two-material grating-in-the-waveguide interconnects under optical excitation. The micrograph of interconnect channels is captured
under high-power excitation conditions, while the diffracted intensity profile is captured such that image pixel counts fall just below saturation.
Fig. 15. Transmitted intensity versus relative angle of rotation as measured
through a slab volume diffraction grating fabricated atop a transparent substrate
and suspended above a second, optically-excited grating. The first (top) volume
grating is encapsulated in Avatrel photopolymer to enhance the minima in
transmitted intensity (i.e., input coupling efficiency).
efficiency of 31% is recorded over multiple lateral measure-
ment locations [30].
IV. CONCLUSION
Polylithic integration of electrical and optical intercon-
nect technologies for gigascale microelectronics is presented.
In contrast to fiber-to-the-chip technologies implemented
in low-cost fiber-optic transceivers, the design of a Tb/s
fiber-to-the-chip communication system involves consideration
for the performance requirements of gigascale microproces-
sors, including those associated with electrical I/O count and
performance, package heat removal capacity commensurate
with Tb/s aggregate bit rates of operation, and the simplification
of optical I/O fabrication and packaging. A 27% increase in
the electrical I/O projected by and 33% increase in the number
of substrate-level electrical interconnect layers implied by
2003 ITRS projections for the 32-nm technology generation
are required to facilitate a 10-Tb/s aggregate fiber-to-the-chip
communication bandwidth. The fabrication and test of en-
capsulated, air-clad optical waveguides and two-material,
index-defined, grating-in-the-waveguide optical interconnects
are also demonstrated as part of a wafer-level batch packaging
technology. Unpassivated and passivated air-clad waveguide
channels and index-defined waveguide channels exhibit propa-
gation loss metrics (3.4–6.8) dB/cm and (2.3–6.6)
dB/cm, respectively, while wafer-level package-compatible
air-clad, two-material, grating-in-the-waveguide optical inter-
connects exhibit (0.5-3.1) dB/cm. Finally, the use
of a grating-to-grating coupling path for source-to-board and
board-to-chip optical signal coupling is proposed to enable
fiber-to-the-chip communication. A grating-to-grating coupling
efficiency of 31% is reported between two slab, nonoptimized,
nonfocusing volume diffraction grating couplers. As the grat-
ings are designed neither for outcoupling nor for incoupling,
design optimization of the gratings is anticipated to improve
substantially the grating-to-grating coupling efficiency.
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